Semiconductor device

ABSTRACT

A semiconductor device in which a decrease in the yield by electrostatic destruction can be prevented is provided. A scan line driver circuit for supplying a signal for selecting a plurality of pixels to a scan line includes a shift register for generating the signal. One conductive film functioning as respective gate electrodes of a plurality of transistors in the shift register is divided into a plurality of conductive films. The divided conductive films are electrically connected to each other by a conductive film which is formed in a layer different from the divided conductive films are formed. The plurality of transistors includes a transistor on an output side of the shift register.

BACKGROUND OF THE INVENTION 1. Field of the Invention

The present invention relates to a semiconductor device using an insulated gate field-effect transistor.

2. Description of the Related Art

In recent years, a metal oxide having semiconductor characteristics, which is called an oxide semiconductor, has attracted attention as a novel semiconductor material having both high mobility like the mobility of polycrystalline silicon or microcrystalline silicon and uniform element characteristics like the element characteristics of amorphous silicon. The metal oxide has been used for various applications; for example, indium oxide, which is a well-known metal oxide, has been used as a material of a transparent electrode for a liquid crystal display device or the like. Examples of such a metal oxide having semiconductor characteristics include tungsten oxide, tin oxide, indium oxide, and zinc oxide. Transistors in each of which a channel formation region is formed using such a metal oxide having semiconductor characteristics are known (Patent Documents 1 and 2).

REFERENCE

-   Patent Document 1: Japanese Published Patent Application No.     2007-123861 -   Patent Document 2: Japanese Published Patent Application No.     2007-096055

SUMMARY OF THE INVENTION

Transistors using amorphous silicon or an oxide semiconductor enable a semiconductor display device to be manufactured over a glass substrate of fifth generation (1200 mm wide×1300 mm long) or greater generation, whereby advantages of high productivity and low cost are provided. As the panel size is increased, a load of a wiring called a bus line, which is connected to a plurality of pixels, e.g., a scan line or a signal line increases in a pixel portion of the semiconductor display device. Thus, the requisite current supply ability of a driver circuit for supplying a potential to the scan line or the signal line is increased, and accordingly, the size of a transistor included in the driver circuit, particularly a transistor on the output side of the driver circuit tends to be increased with an increase in the size of the panel, though depending on electrical characteristics of the transistor.

Such an increase in the size of the transistor leads to an increase in the area of a wiring which functions as a gate electrode of the transistor in the driver circuit in view of the layout. Therefore, a so-called antenna effect, a phenomenon in which charge is accumulated in a wiring in a manufacturing step using plasma, such as dry etching, is likely to occur, which increases the probability of electrostatic destruction of the wiring by discharge of the charge accumulated in the wiring.

In particular, the on-state current of the transistor using amorphous silicon or an oxide semiconductor tends to be smaller than that of a transistor using polycrystalline silicon or single crystal silicon. Therefore, although the transistor using amorphous silicon or an oxide semiconductor enables fabrication for a larger panel in the process, such a larger panel necessitates a transistor designed to have a larger size to meet the current supply ability of the driver circuit. Thus, the probability of electrostatic destruction of the wiring by an increase in the area of the wiring increases, so that the yield tends to decrease.

In view of the above-described technical background, one object of one embodiment of the present invention is to provide a semiconductor device in which a decrease in the yield by electrostatic destruction can be prevented.

In one embodiment of the present invention, one conductive film functioning as respective gate electrodes of a plurality of transistors is divided into a plurality of conductive films in order to prevent accumulation of charge in the conductive film by an antenna effect. The divided conductive films are spaced from each other. Further, the divided conductive films are electrically connected to each other by a conductive film which is different from the divided conductive films. The plurality of transistors includes a transistor on an output side of a driver circuit.

In one embodiment of the present invention, a scan line driver circuit for supplying a signal for selecting a plurality of pixels to a scan line includes a shift register for generating the signal. One conductive film functioning as respective gate electrodes of a plurality of transistors in the shift register is divided into a plurality of conductive films. The divided conductive films are spaced from each other. Further, the divided conductive films are electrically connected to each other by a conductive film which is different from the divided conductive films. The plurality of transistors includes a transistor on an output side of the shift register.

The conductive film which is different from the divided conductive films may be provided in a layer different from the divided conductive films, so that the conductive film and respective source and drain electrodes of the plurality of transistors may be provided in the same layer.

In one embodiment of the present invention, the plurality of transistors may include amorphous silicon or an oxide semiconductor in their active layers.

In accordance with one embodiment of the present invention, by electrically connecting the plurality of conductive films, which function as the gate electrodes, to each other by the conductive film provided in the different layer, the area of each conductive film which functions as a gate electrode can be reduced to be smaller than that of one conductive film which functions as respective gate electrodes of a plurality of transistors. Accordingly, even when the size of the transistor on the output side of the driver circuit is increased by an increase in the panel size, the area of the conductive film which functions as the gate electrode of the transistor can be suppressed to be small, whereby the conductive film can be prevented from being damaged by static electricity due to an antenna effect in a manufacturing step using plasma, such as a step for forming a gate electrode by etching.

Specifically, a semiconductor device according to one embodiment of the present invention includes a driver circuit for supplying signals to a plurality of pixels. The driver circuit includes a plurality of transistors. Of the plurality of transistors, a gate electrode of at least one transistor on a signal output side is electrically connected to a gate electrode of at least other one transistor by a conductive film which is different from the gate electrodes.

With the above-described structure, the semiconductor device according to one embodiment of the present invention makes it possible to prevent reduction in yield by electrostatic destruction.

BRIEF DESCRIPTION OF THE DRAWINGS

In the accompanying drawings:

FIG. 1 is a diagram showing a configuration of a semiconductor device of the present invention;

FIGS. 2A and 2C are top views of transistors, and FIG. 2B is a cross-sectional view of the transistor;

FIGS. 3A and 3C are top views of transistors, and FIG. 3B is a cross-sectional view of the transistor;

FIG. 4 is a circuit diagram illustrating a configuration of a semiconductor device of the present invention;

FIG. 5 is a diagram illustrating a structure of a shift register;

FIG. 6 is a timing chart illustrating an operation of a pulse output circuit;

FIG. 7 is a diagram schematically illustrating a j-th pulse generator;

FIGS. 8A and 8B are diagrams each illustrating a configuration of a pulse generator;

FIGS. 9A and 9B are diagrams each illustrating a configuration of a pulse generator;

FIG. 10 is a diagram illustrating a configuration of a pulse generator;

FIG. 11 is cross-sectional views of a driver circuit and a pixel;

FIG. 12 is a diagram illustrating a structure of a panel; and FIGS. 13A to 13E are diagrams each illustrating an electronic device.

DETAILED DESCRIPTION OF THE INVENTION

Hereinafter, embodiments of the present invention are described in detail with reference to the accompanying drawings. However, the present invention is not limited to the following description and it will be easily understood by those skilled in the art that the mode and details can be variously changed without departing from the scope and spirit of the present invention. Accordingly, the present invention should not be construed as being limited to the description of the embodiments below.

The present invention encompasses in its category, any semiconductor device using a transistor, such as an integrated circuit, an RF tag, and a semiconductor device. The integrated circuit includes in its category, large scale integrated circuits (LSIs) including a microprocessor, an image processing circuit, a digital signal processor (DSP), a microcontroller, and the like, and programmable logic devices (PLDs) such as a field programmable gate array (FPGA) and a complex PLD (CPLD). In addition, the semiconductor display devices include the following in its category: liquid crystal display devices, light-emitting devices in which a light-emitting element typified by an organic light-emitting element (OLED) is provided for each pixel, electronic papers, digital micromirror devices (DMDs), plasma display panels (PDPs), field emission displays (FEDs), and other semiconductor display devices in which a circuit element using a semiconductor film is included in a driver circuit.

In this specification, the semiconductor display device includes in its category, panels in which a display element such as a liquid crystal element or a light-emitting element is provided for each pixel, and modules in which an IC or the like including a controller is mounted on the panel.

Embodiment 1

FIG. 1 illustrates an example of a circuit configuration of a semiconductor device according to one embodiment of the present invention. A semiconductor device 100 shown in FIG. 1 includes a plurality of transistors including at least a transistor 101 and a transistor 102.

A high-level potential VH and a low-level potential VL are applied to the semiconductor device 100 through a wiring 105 and a wiring 106. In FIG. 1, the potential VH is applied to the semiconductor device 100 through the wiring 105, and the potential VL is applied to the semiconductor device 100 through the wiring 106. Further, a potential Vin of an input signal is applied to semiconductor device 100 through a wiring 103. In the semiconductor device 100, the plurality of transistors including the transistor 101 and the transistor 102 is turned on or off in accordance with the potential Vin. Consequently, one of the potentials VH and VL is selected by the above-described switching operation, so that the selected potential is output as a potential Vout of an output signal from the semiconductor device 100 through a wiring 104.

One of a source terminal and a drain terminal of the transistor 102 is connected to the wiring 104. That is, the transistor 102 is positioned on an output side of the semiconductor device 100 and has a function of controlling an output of the potential Vout to the wiring 104. In one embodiment of the present invention, a gate electrode (G) of the transistor 101 is electrically connected to a gate electrode (G) of the transistor 102 by a wiring 107 which is different from the gate electrodes.

In this specification, the term “connection” means both of electrical connection and direct connection unless otherwise specified, and corresponds to a state in which current, voltage, or a potential can be supplied or transmitted. Therefore, the state of “connection” does not necessarily mean the state of direct connection, but includes in its category, the state of indirect connection through an element such as a wiring, a conductive film, a resistor, a diode, or a transistor so that current, voltage, or a potential can be supplied or transmitted.

In addition, the “source terminal” of the transistor means a source region that is a part of an active layer or a source electrode connected to an active layer. Similarly, the “drain terminal” of the transistor means a drain region that is a part of an active layer or a drain electrode connected to an active layer.

The terms “source terminal” and “drain terminal” of the transistor interchange with each other depending on the polarity of the transistor and which one of respective potentials applied to the terminals is high or low. In general, in an n-channel transistor, an electrode to which a low potential is applied is called a source terminal, and an electrode to which a high potential is applied is called a drain terminal. In contrast, in a p-channel transistor, an electrode to which a low potential is applied is called a drain terminal, and an electrode to which a high potential is applied is called a source terminal. In this specification, although the connection relation of a transistor is described assuming that the source terminal and the drain terminal are fixed in some cases for convenience, actually, the source terminal and the drain terminal are interchangeably used in accordance with the above-described relation of the potentials.

In the case where the potential Vout output from semiconductor device 100 is applied to a heavily-loaded wiring called a bus line, such as a scan line or a signal line, which is connected to a plurality of pixels, the transistor 102 for controlling the output of the potential Vout needs to have high current supply ability. Thus, it is preferable to design the transistors 101 and 102 such that the channel width W of the transistor 102 is larger than the channel width W of the transistor 101.

FIG. 2A is an example of a top view of the transistors 101 and 102 shown in FIG. 1. In the top view in FIG. 2A, however, a gate insulating film 111 is omitted for clarifying the layout of the transistors 101 and 102. Further, FIG. 2B is an example of a cross-sectional view along a dashed-dotted line A1-A2 of the transistor 102 in FIG. 2A.

In FIG. 2A, the transistor 101 includes a conductive film 110 which functions as a gate electrode, the gate insulating film 111 over the conductive film 110, a semiconductor film 112 provided to overlap with the conductive film 110 over the gate insulating film 111, and a conductive film 113 and a conductive film 114 which function as a source electrode and a drain electrode over the semiconductor film 112.

Further, in FIGS. 2A and 2B, the transistor 102 includes a conductive film 115 which functions as a gate electrode, the gate insulating film 111 over the conductive film 115, a semiconductor film 116 provided to overlap with the conductive film 115 over the gate insulating film 111, and a conductive film 117 and a conductive film 118 which function as a source electrode and a drain electrode over the semiconductor film 116.

Further, in one embodiment of the present invention, the current supply ability of the transistor 102 positioned on the output side is higher than that of the transistor 101. Therefore, in one embodiment of the present invention, as shown in FIG. 2A, it is preferable to design the transistors 101 and 102 such that the ratio of a channel width W₁₀₂ to a channel length L₁₀₂ of the transistor 102 is larger than the ratio of a channel width W₁₀₁ to a channel length L₁₀₁ of the transistor 101. Specifically, the ratio of the channel width W₁₀₂ to the channel length L₁₀₂ is preferably twice or more as large as the ratio of the channel width W₁₀₁ to the channel length L₁₀₁, further preferably three times or more as large as the ratio of the channel width W₁₀₁ to the channel length L₁₀₁.

Further, the conductive film 110 is spaced from the conductive film 115. In this specification, being “spaced” means to be positioned with a physical distance. Further, in FIGS. 2A and 2B, the conductive film 110 is electrically connected to the conductive film 115 by a conductive film 119 which functions as a wiring. Specifically, the conductive film 110 is connected to the conductive film 119 in an opening 120 formed in the gate insulating film 111, and the conductive film 115 is connected to the conductive film 119 in an opening 121 formed in the gate insulating film 111.

Further, the conductive films 110 and 115 shown in FIGS. 2A and 2B can be formed by processing one conductive film formed over an insulating surface into an appropriate shape by etching or the like. The conductive films 113 and 114, the conductive films 117 and 118, and the conductive film 119 can be formed by processing one conductive film which is formed over the gate insulating film 111 to cover the openings 120 and 121, into an appropriate shape by etching or the like. That is, the conductive film 119 is formed in a layer different from the conductive films 110 and 115.

As shown in FIGS. 2A and 2B, in one embodiment of the present invention, the conductive films 110 and 115, which function as the gate electrodes, are electrically connected to each other by the conductive film 119 formed in the layer different from the layer of the conductive films 110 and 115.

As a comparison example, FIG. 2C illustrates another example of the top view of the transistors 101 and 102 shown in FIG. 1. In the top view in FIG. 2C, however, a gate insulating film is omitted for clarifying the layout of the transistors 101 and 102.

In FIG. 2C, the transistor 101 includes a conductive film 122 which functions as a gate electrode, a gate insulating film over the conductive film 122, a semiconductor film 123 provided to overlap with the conductive film 122 over the gate insulating film, and a conductive film 124 and a conductive film 125 which function as a source electrode and a drain electrode over the semiconductor film 123.

Further, in FIG. 2C, the transistor 102 includes the conductive film 122 which functions as a gate electrode, a gate insulating film over the conductive film 122, a semiconductor film 126 provided to overlap with the conductive film 122 over the gate insulating film, and a conductive film 127 and a conductive film 128 which function as a source electrode and a drain electrode over the semiconductor film 126.

That is, in FIG. 2C, the conductive film 122 is shared between the transistors 101 and 102; the conductive film 122 functions both as the gate electrode of the transistor 101 and as the gate electrode of the transistor 102. Thus, the area of the conductive film 122, which functions as the gate electrodes in FIG. 2C, is larger than any of respective areas of the conductive films 110 and 115, which function as the gate electrodes in FIGS. 2A and 2B.

Therefore, in one embodiment of the present invention, since each of the areas of the conductive films 110 and 115, which function as the gate electrodes, can be suppressed to be smaller than that of the conductive film 122 in the comparison example, the amount of charge accumulated in each of the conductive films 110 and 115 in etching for forming the conductive films 110 and 115 can be suppressed to be small, i.e., an antenna effect can be reduced. Accordingly, in one embodiment of the present invention, electrostatic destruction of the conductive films 110 and 115 by discharge of the above-described charge can be less likely to occur in forming the conductive films 110 and 115 with use of etching, than in the comparison example.

Furthermore, in one embodiment of the present invention, electrostatic destruction of the conductive films 110 and 115 by an antenna effect can also be less likely to occur in forming the semiconductor film 112 over the conductive film 110 and the semiconductor film 116 over the conductive film 115 with use of etching.

Next, FIG. 3A illustrates an example of the top view of the transistors 101 and 102 shown in FIG. 1, which is different from the example shown in FIG. 2A. In the top view in FIG. 3A, however, a gate insulating film 211 is omitted for clarifying the layout of the transistors 101 and 102. Further, FIG. 3B is an example of a cross-sectional view along a dashed-dotted line B1-B2 of the transistor 102 in FIG. 3A.

In FIG. 3A, the transistor 101 includes a conductive film 213 and a conductive film 214 which function as a source electrode and a drain electrode, a semiconductor film 212 over the conductive films 213 and 214, the gate insulating film 211 over the semiconductor film 212, and a conductive film 210 which functions as a gate electrode and is provided to overlap with the semiconductor film 212 over the gate insulating film 211.

In FIGS. 3A and 3B, the transistor 102 includes a conductive film 217 and a conductive film 218 which function as a source electrode and a drain electrode, a semiconductor film 216 over the conductive films 217 and 218, the gate insulating film 211 over the semiconductor film 216, and a conductive film 215 which functions as a gate electrode and is provided to overlap with the semiconductor film 216 over the gate insulating film 211.

Further, in one embodiment of the present invention, the current supply ability of the transistor 102 positioned on the output side is higher than that of the transistor 101. Therefore, in one embodiment of the present invention, as shown in FIG. 3A, it is preferable to design the transistors 101 and 102 such that the ratio of a channel width W₁₀₂ to a channel length L₁₀₂ of the transistor 102 is larger than the ratio of a channel width W₁₀₁ to a channel length L₁₀₁ of the transistor 101. Specifically, the ratio of the channel width W₁₀₂ to the channel length L₁₀₂ is preferably twice or more as larger as the ratio of the channel width W₁₀₁ to the channel length L₁₀₁, further preferably three or more times as large as the ratio of the channel width W₁₀₁ to the channel length L₁₀₁.

Further, the conductive film 210 is spaced from the conductive film 215. Further, in FIGS. 3A and 3B, the conductive film 210 is electrically connected to the conductive film 215 by a conductive film 219 which functions as a wiring. Specifically, the conductive film 210 is connected to the conductive film 219 in an opening 220 formed in the gate insulating film 211, and the conductive film 215 is connected to the conductive film 219 in an opening 221 formed in the gate insulating film 211.

Further, the conductive films 210 and 215 shown in FIGS. 3A and 3B can be formed by processing one conductive film formed over the gate insulating film 211 to cover the openings 220 and 221, into an appropriate shape by etching or the like. The conductive films 213 and 214, the conductive films 217 and 218, and the conductive film 219 can be formed by processing one conductive film which is formed over an insulating surface, into an appropriate shape by etching or the like. That is, the conductive film 219 is formed in a layer different from the conductive films 210 and 215.

As shown in FIGS. 3A and 3B, in one embodiment of the present invention, the conductive films 210 and 215, which function as the gate electrodes, are electrically connected to each other by the conductive film 219 formed in the layer different from the layer of the conductive films 210 and 215.

As a comparison example, FIG. 3C illustrates another example of the top view of the transistors 101 and 102 shown in FIG. 1. In the top view in FIG. 3C, however, a gate insulating film is omitted for clarifying the layout of the transistors 101 and 102.

In FIG. 3C, the transistor 101 includes a conductive film 224 and a conductive film 225 which function as a source electrode and a drain electrode, a semiconductor film 223 over the conductive films 224 and 225, a gate insulating film over the semiconductor film 223, and a conductive film 222 which functions as a gate electrode and is provided to overlap with the semiconductor film 223 over the gate insulating film.

Further, in FIG. 3C, the transistor 102 includes a conductive film 227 and a conductive film 228 which function as a source electrode and a drain electrode, a semiconductor film 226 over the conductive films 227 and 228, a gate insulating film over the semiconductor film 226, and the conductive film 222 which functions as a gate electrode and is provided to overlap with the semiconductor film 226 over the gate insulating film.

That is, in FIG. 3C, the conductive film 222 is shared between the transistors 101 and 102; the conductive film 222 functions both as the gate electrode of the transistor 101 and as the gate electrode of the transistor 102. Thus, the area of the conductive film 222, which functions as the gate electrodes in FIG. 3C, is larger than any of respective areas of the conductive films 210 and 215, which function as the gate electrodes in FIGS. 3A and 3B.

Therefore, in one embodiment of the present invention, since each of the areas of the conductive films 210 and 215, which function as the gate electrodes, can be suppressed to be smaller than that of the conductive film 222 in the comparison example, the amount of charge accumulated in each of the conductive films 210 and 215 in etching for forming the conductive films 210 and 215 can be suppressed to be small, i.e., an antenna effect can be reduced. Accordingly, in one embodiment of the present invention, electrostatic destruction of the conductive films 210 and 215 by discharge of the above-described charge can be less likely to occur in forming the conductive films 210 and 215 with use of etching, than in the comparison example.

Furthermore, in one embodiment of the present invention, electrostatic destruction of the conductive films 210 and 215 by an antenna effect can also be less likely to occur in processing any conductive film over the conductive films 210 and 215 into an appropriate shape by etching.

Next, a pulse generator which is a semiconductor device according to one embodiment of the present invention is described. FIG. 4 illustrates an example of a pulse generator for a semiconductor device according to one embodiment of the present invention.

A pulse generator 300 illustrated in FIG. 4 includes transistors 301 to 315 and a capacitor 316. The transistor 302 corresponds to the transistor 101 shown in FIG. 1. Each of the transistors 309, 312, and 315 corresponds to the transistor 102 shown in FIG. 1. The pulse generator 300 is applied with a variety of potentials from wirings 317 to 326, and outputs potentials to wirings 327 to 329.

A shift register can be constituted by connecting the plurality of pulse generators 300 in series.

Specifically, in the case where the transistors 301 to 315 are n-channel transistors, a high-level potential VDD, a low-level potential VSS, and a low-level potential VEE are applied to the wiring 317, the wiring 318, and the wiring 326, respectively. The potential VEE is preferably equal to or higher than the potential VSS. Further, a potential LIN is applied to the wiring 319, a potential INRES is applied to the wiring 320, a potential CLK2 is applied to the wiring 321, a potential RIN is applied to the wiring 322, a potential CLK1 is applied to the wiring 323, a potential PWC2 is applied to the wiring 324, and a potential PWC1 is applied to the wiring 325.

Further, a potential GOUT1 output from the pulse generator 300 is applied to the wiring 327. A potential GOUT2 output from the pulse generator 300 is applied to the wiring 328. A potential SROUT output from the pulse generator 300 is applied to the wiring 329.

The potentials LIN, RIN, CLK2, and INRES each correspond to the potential Vin in the semiconductor device 100 illustrated in FIG. 1. The potentials GOUT1, GOUT2, and SROUT each correspond to the potential Vout in the semiconductor device 100 illustrated in FIG. 1. The potentials VSS, VEE, PWC1, PWC2, and CLK1 each correspond to either the potential VH or the potential VL in the semiconductor device 100 illustrated in FIG. 1.

Specifically, a gate electrode of the transistor 301 is connected to the wiring 319; one of a source and drain terminals of the transistor 301 is connected to the wiring 317; and the other of the source and drain terminals of the transistor 301 is connected to one of a source and drain terminals of the transistor 302. A gate electrode of the transistor 302 is connected to a gate electrode of the transistor 315; and the other of the source and drain terminals of the transistor 302 is connected to the wiring 318. A gate electrode of the transistor 303 is connected to the wiring 320; one of a source and drain terminals of the transistor 303 is connected to the wiring 317; and the other of the source and drain terminals of the transistor 303 is connected to the gate electrode of the transistor 302. A gate electrode of the transistor 304 is connected to the wiring 321; one of a source and drain terminals of the transistor 304 is connected to the wiring 317; and the other of the source and drain terminals of the transistor 304 is connected to the gate electrode of the transistor 302. A gate electrode of the transistor 305 is connected to the wiring 322; one of a source and drain terminals of the transistor 305 is connected to the wiring 317; and the other of the source and drain terminals of the transistor 305 is connected to the gate electrode of the transistor 302. A gate electrode of the transistor 306 is connected to the wiring 319; one of a source and drain terminals of the transistor 306 is connected to the gate electrode of the transistor 302; and the other of the source and drain terminals of the transistor 306 is connected to the wiring 318. A gate electrode of the transistor 307 is connected to the wiring 317; one of a source and drain terminals of the transistor 307 is connected to the other of the source and drain terminals of the transistor 301; and the other of the source and drain terminals of the transistor 307 is connected to a gate electrode of the transistor 308. One of a source and drain terminals of the transistor 308 is connected to the wiring 323; and the other of the source and drain terminals of the transistor 308 is connected to the wiring 329. A gate electrode of the transistor 309 is connected to the gate electrode of the transistor 302; one of a source and drain terminals of the transistor 309 is connected to the wiring 329; and the other of the source and drain terminals of the transistor 309 is connected to the wiring 318. A gate electrode of the transistor 310 is connected to the wiring 317; one of a source and drain terminals of the transistor 310 is connected to the other of the source and drain terminals of the transistor 301; and the other of the source and drain terminals of the transistor 310 is connected to a gate electrode of the transistor 311. One of a source and drain terminals of the transistor 311 is connected to the wiring 324; and the other of the source and drain terminals of the transistor 311 is connected to the wiring 328. A gate electrode of the transistor 312 is connected to the gate electrode of the transistor 302; one of a source and drain terminals of the transistor 312 is connected to the wiring 328; and the other of the source and drain terminals of the transistor 312 is connected to the wiring 318. A gate electrode of the transistor 313 is connected to the wiring 317; one of a source and drain terminals of the transistor 313 is connected to the other of the source and drain terminals of the transistor 301; and the other of the source and drain terminals of the transistor 313 is connected to a gate electrode of the transistor 314. One of a source and drain terminals of the transistor 314 is connected to the wiring 325; and the other of the source and drain terminals of the transistor 314 is connected to the wiring 327. One of a source and drain terminals of the transistor 315 is connected to the wiring 327; and the other of the source and drain terminals of the transistor 315 is connected to the wiring 326. One electrode of the capacitor 316 is connected to the gate electrode of the transistor 302; and the other electrode of the capacitor 316 is connected to the wiring 318.

The other of the source and drain terminals of the transistor 315 on the output side is connected to the wiring 326 in FIG. 4; however, embodiments of the present invention are not limited thereto. The other of the source and drain terminals of the transistor 315 on the output side may be connected to the wiring 318. However, the size of the transistor 315 on the output side is larger, and therefore, in the case where the transistor 315 is a normally-on transistor, the drain current of the transistor 315 is larger than that in the off state of any other transistor. Therefore, in the case where the transistor 315 is a normally-on transistor, when the other of the source and drain terminals of the transistor 315 is connected to the wiring 318, the potential of the wiring 318 is likely to be increased by the above-described drain current, resulting in reduction in the amplitude of the potential GOUT1 that is an output potential. On the other hand, when the other of the source and drain terminals of the transistor 315 on the output side is connected not to the wiring 318 but to the wiring 326 as shown in FIG. 4, even in the case where the transistor 315 is a normally-on transistor and accordingly the potential of the wiring 326 is increased, the potential of the wiring 318 for applying the potential to the gate electrode of the transistor 315 is unrelated to the increase in the potential of the wiring 326; accordingly, as the potential of the wiring 326 increases due to the drain current of the transistor 315, the gate voltage of the transistor 315 decreases toward the threshold voltage which is a negative voltage, so that the transistor 315 can be turned off even in the case where the transistor 315 is a normally-on transistor.

In one embodiment of the present invention, at least one of their respective gate electrodes of the transistors 309, 312, and 315 which correspond to transistors on the output side is electrically connected to the gate electrode of the transistor 302 by a conductive film which is different from these gate electrodes. This structure enables the area of each conductive film which functions as the gate electrode to be smaller than that in the case where all of their respective gate electrodes of the transistors 309, 312, 315, and 302 are formed of one conductive film. Accordingly, electrostatic destruction attributed to an antenna effect of the conductive film which functions as a gate electrode can be less likely to occur.

One embodiment of the present invention is not limited to a structure in which two conductive films each of which functions as a gate electrode are electrically connected to each other by one conductive film which is different from the two conductive films. For example, two conductive films each of which functions as a gate electrode may be electrically connected to each other by a plurality of conductive films which are different from the two conductive films. In that case, at least one of the plurality of conductive films is formed in a layer which is different from the two conductive films each of which functions as a gate electrode.

Further, one embodiment of the present invention is not limited to a structure in which an insulating film is provided between a plurality of conductive films each of which functions as a gate electrode and a conductive film for electrically connecting the plurality of conductive films to each other. In one embodiment of the present invention, a plurality of conductive films each of which functions as a gate electrode is formed in a formation step different from that of a conductive film for electrically connecting the plurality of conductive films to each other. Thus, an insulating film is not necessarily provided between the plurality of conductive films each of which functions as a gate electrode and the conductive film for electrically connecting the plurality of conductive films to each other.

Embodiment 2

In this embodiment, a shift register constituted by connecting the plurality of pulse generators 300 illustrated in FIG. 4 in series is described.

A shift register illustrated in FIG. 5 includes pulse generators 300_1 to 300_y (y is a natural number) and a dummy pulse generator 300_d. The pulse generators 300_1 to 300_y each have a configuration which is the same as that of the pulse generator 300 illustrated in FIG. 4. On the other hand, the configuration of the pulse generator 300_d is different from that of the pulse generator 300 illustrated in FIG. 4 in that the pulse generator 300_d is not connected to the wiring 322 to which the potential RIN is applied and does not include the transistor 305.

In the shift register illustrated in FIG. 5, positions of the wirings 319 to 325 and the wirings 327 to 329 connected to the pulse generator 300_j (j is a natural number less than or equal to y) are shown schematically in FIG. 7. As can be seen from FIG. 5 and FIG. 7, a potential SROUTj−1 output from the wiring 329 of the previous pulse generator 300_j−1 is applied to the wiring 319 of the pulse generator 300_j as the potential LIN. The potential of a start pulse signal GSP is applied to the wiring 319 of the first pulse generator 300_1.

A potential SROUTj+1 output from the wiring 329 of the subsequent pulse generator 300_j+1 is applied to the wiring 322 of the pulse generator 300_j as the potential RIN. A potential SROUTd output from the wiring 329 of the pulse generator 300_d is applied to the wiring 322 of the pulse generator 300_y as the potential RIN.

The potentials of two of clock signals GCK1 to GCK4 are applied to the wirings 321 and 323. Specifically, in the pulse generator 300_4 m+1, the potential of the clock signal GCK1 is applied to the wiring 323 as the potential CLK1, and the potential of the clock signal GCK2 is applied to the wiring 321 as the potential CLK2. In the pulse generator 300_4 m+2, the potential of the clock signal GCK2 is applied to the wiring 323 as the potential CLK1, and the potential of the clock signal GCK3 is applied to the wiring 321 as the potential CLK2. In the pulse generator 300_4 m+3, the potential of the clock signal GCK3 is applied to the wiring 323 as the potential CLK1, and the potential of the clock signal GCK4 is applied to the wiring 321 as the potential CLK2. In the pulse generator 300_4 m+4, the potential of the clock signal GCK4 is applied to the wiring 323 as the potential CLK1, and the potential of the clock signal GCK1 is applied to the wiring 321 as the potential CLK2. In the pulse generator 300_d, the potential of the clock signal GCK1 is applied to the wiring 323 as the potential CLK1, and the potential of the clock signal GCK2 is applied to the wiring 321 as the potential CLK2. Note that m is an integer number given under the condition that the total number of pulse generators 300 is y.

The potential of one of pulse-width control signals PWCA to PWCD and the potential of one of pulse-width control signals PWCa to PWCd are applied to the wiring 324 and the wiring 325, respectively. Specifically, in the pulse generator 300_4 m+1, the potential of the pulse-width control signal PWCa is applied to the wiring 325 as the potential PWC1, and the potential of the pulse-width control signal PWCA is applied to the wiring 324 as the potential PWC2. In the pulse generator 300_4 m+2, the potential of the pulse-width control signal PWCb is applied to the wiring 325 as the potential PWC1, and the potential of the pulse-width control signal PWCB is applied to the wiring 324 as the potential PWC2. In the pulse generator 300_4 m+3, the potential of the pulse-width control signal PWCc is applied to the wiring 325 as the potential PWC1, and the potential of the pulse-width control signal PWCC is applied to the wiring 324 as the potential PWC2. In the pulse generator 300_4 m+4, the potential of the pulse-width control signal PWCd is applied to the wiring 325 as the potential PWC1, and the potential of the pulse-width control signal PWCD is applied to the wiring 324 as the potential PWC2. In the pulse generator 300_d, the potential of the pulse-width control signal PWCa is applied to the wiring 325 as the potential PWC1, and the potential of the pulse-width control signal PWCA is applied to the wiring 324 as the potential PWC2.

The potential GOUT1 of the wiring 327 connected to the pulse generator 300_j is applied to a scan line GLaj.

The potential SROUTj of the wiring 329 connected to the pulse generator 300_j is applied to a scan line GLbj with its polarity inverted by an inverter 351_j. Specifically, in the inverter 351_4 m+1, the clock signal GCK2 is input thereto, and when the potential of the clock signal GCK2 is in its low level, the polarity of the potential SROUT_4 m+1 is inverted and then the potential is applied to the scan line GLb4 m+1. In the inverter 351_4 m+2, the clock signal GCK3 is input thereto, and when the potential of the clock signal GCK3 is in its low level, the polarity of the potential SROUT_4 m+2 is inverted and then the potential is applied to the scan line GLb4 m+2. In the inverter 351_4 m+3, the clock signal GCK4 is input thereto, and when the potential of the clock signal GCK4 is in its low level, the polarity of the potential SROUT_4 m+3 is inverted and then the potential is applied to the scan line GLb4 m+3. In the inverter 351_4 m+4, the clock signal GCK1 is input thereto, and when the potential of the clock signal GCK1 is in its low level, the polarity of the potential SROUT_4 m+4 is inverted and then the potential is applied to the scan line GLb4 m+4. In an inverter 351_d, the clock signal GCK2 is input thereto, and when the potential of the clock signal GCK2 is in its low level, the polarity of the potential SROUT_d is inverted and then the potential is applied to a scan line GLbd.

The potential GOUT2 of the wiring 328 connected to the pulse generator 300_j is applied to a scan line GLcj with its polarity inverted by an inverter 350_j. Specifically, in the inverter 350_4 m+1, the clock signal GCK2 is input thereto, and when the potential of the clock signal GCK2 is in its low level, the polarity of the potential GOUT2 is inverted and then the potential is applied to the scan line GLc4 m+1. In the inverter 350_4 m+2, the clock signal GCK3 is input thereto, and when the potential of the clock signal GCK3 is in its low level, the polarity of the potential GOUT2 is inverted and then the potential is applied to the scan line GLc4 m+2. In the inverter 350_4 m+3, the clock signal GCK4 is input thereto, and when the potential of the clock signal GCK4 is in its low level, the polarity of the potential GOUT2 is inverted and then the potential is applied to the scan line GLc4 m+3. In the inverter 350_4 m+4, the clock signal GCK1 is input thereto, and when the potential of the clock signal GCK1 is in its low level, the polarity of the potential GOUT2 is inverted and then the potential is applied to the scan line GLc4 m+4. In an inverter 350_d, the clock signal GCK2 is input thereto, and when the potential of the clock signal GCK2 is in its low level, the polarity of the potential GOUT2 is inverted and then the potential is applied to a scan line GLcd.

Next, an operation of the pulse generator 300 illustrated in FIG. 4 is described with reference to a timing chart shown in FIG. 6. In this embodiment, the potential INRES is in its low level throughout all periods.

As shown in FIG. 6, in a period t1, the potential CLK1 applied to the wiring 323 is in its low level, the potential CLK2 applied to the wiring 321 is in its low level, the potential of the pulse-width control signal PWC1 applied to the wiring 325 is in its low level, the potential of the pulse-width control signal PWC2 applied to the wiring 324 is in its low level, the potential LIN applied to the wiring 319 is in its high level, and the potential RIN applied to the wiring 322 is in its low level.

Therefore, in the period t1, in the pulse generator 300, the potential (low level) of the pulse-width control signal PWC1 applied to the wiring 325 is applied to the wiring 327 as the potential GOUT1. The potential (low level) of the pulse-width control signal PWC2 applied to the wiring 324 is applied to the wiring 328 as the potential GOUT2. The potential CLK1 (low level) applied to the wiring 323 is applied to the wiring 329 as the potential SROUT.

Next, as shown in FIG. 6, in a period t2, the potential CLK1 applied to the wiring 323 is in its high level, the potential CLK2 applied to the wiring 321 is in its low level, the level of the potential of the pulse-width control signal PWC1 applied to the wiring 325 is changed from low level to high level, the potential of the pulse-width control signal PWC2 applied to the wiring 324 is in its low level, the potential LIN applied to the wiring 319 is in its high level, and the potential RIN applied to the wiring 322 is in its low level.

Therefore, in the period t2, in the pulse generator 300, the potential (changing from low level to high level) of the pulse-width control signal PWC1 applied to the wiring 325 is applied to the wiring 327 as the potential GOUT1. The potential (low level) of the pulse-width control signal PWC2 applied to the wiring 324 is applied to the wiring 328 as the potential GOUT2. The potential CLK1 (high level) applied to the wiring 323 is applied to the wiring 329 as the potential SROUT.

Next, as shown in FIG. 6, in a period t3, the potential CLK1 applied to the wiring 323 is in its high level, the potential CLK2 applied to the wiring 321 is in its low level, the potential of the pulse-width control signal PWC1 applied to the wiring 325 is in its high level, the potential of the pulse-width control signal PWC2 applied to the wiring 324 is in its high level, the level of the potential LIN applied to the wiring 319 is changed from high level to low level, and the potential RIN applied to the wiring 322 is in its low level.

Therefore, in the period t3, in the pulse generator 300, the potential (high level) of the pulse-width control signal PWC1 applied to the wiring 325 is applied to the wiring 327 as the potential GOUT1. The potential (high level) of the pulse-width control signal PWC2 applied to the wiring 324 is applied to the wiring 328 as the potential GOUT2. The potential CLK1 (high level) applied to the wiring 323 is applied to the wiring 329 as the potential SROUT.

Next, as shown in FIG. 6, in a period t4, the potential CLK1 applied to the wiring 323 is in its high level, the potential CLK2 applied to the wiring 321 is in its low level, the level of the potential of the pulse-width control signal PWC1 applied to the wiring 325 is changed from high level to low level, the potential of the pulse-width control signal PWC2 applied to the wiring 324 is in its high level, the potential LIN applied to the wiring 319 is in its low level, and the potential RIN applied to the wiring 322 is in its low level.

Therefore, in the period t4, in the pulse generator 300, the potential (changing from high level to low level) of the pulse-width control signal PWC1 applied to the wiring 325 is applied to the wiring 327 as the potential GOUT1. The potential (high level) of the pulse-width control signal PWC2 applied to the wiring 324 is applied to the wiring 328 as the potential GOUT2. The potential CLK1 (high level) applied to the wiring 323 is applied to the wiring 329 as the potential SROUT.

Next, as shown in FIG. 6, in a period t5, the potential CLK1 applied to the wiring 323 is in its low level, the potential CLK2 applied to the wiring 321 is in its high level, the potential of the pulse-width control signal PWC1 applied to the wiring 325 is in its low level, the potential of the pulse-width control signal PWC2 applied to the wiring 324 is in its low level, the potential LIN applied to the wiring 319 is in its low level, and the potential RIN applied to the wiring 322 is in its high level.

Therefore, in the period t5, in the pulse generator 300, the potential VEE (low level) applied to the wiring 326 is applied to the wiring 327 as the potential GOUT1. The potential VSS (low level) applied to the wiring 318 is applied to the wiring 328 as the potential GOUT2. The potential VSS (low level) applied to the wiring 318 is applied to the wiring 329 as the potential SROUT.

In one embodiment of the present invention, as described in Embodiment 1, at least one of their respective gate electrodes of the transistors 309, 312, and 315 which correspond to transistors on the output side is electrically connected to the gate electrode of the transistor 302 by a conductive film which is different from these gate electrodes. This structure enables the area of each conductive film which functions as the gate electrode to be smaller than that in the case where all of their respective gate electrodes of the transistors 309, 312, 315, and 302 are formed of one conductive film. Accordingly, electrostatic destruction attributed to an antenna effect of the conductive film which functions as a gate electrode can be less likely to occur. Accordingly, reduction in the yield attributed to electrostatic destruction is less likely to occur in a semiconductor device using the above-described shift register according to one embodiment of the present invention.

This embodiment can be implemented combining with another embodiment as appropriate.

Embodiment 3

Configuration examples of a pulse generator for a semiconductor device according to one embodiment of the present invention are described.

A pulse generator 400 illustrated in FIG. 8A includes transistors 402 to 404 and transistors 415 to 420. A shift register can be constituted by connecting the plurality of pulse generators 400 in series.

A gate electrode of the transistor 402 is connected to respective gate electrodes of the transistors 403 and 404; one of a source and drain terminals of the transistor 402 is connected to a wiring 406; and the other of the source and drain terminals of the transistor 402 is connected to a gate electrode of the transistor 420. One of a source and drain terminals of the transistor 403 is connected to the wiring 406; and the other of the source and drain terminals of the transistor 403 is connected to a wiring 414. One of a source and drain terminals of the transistor 404 is connected to a wiring 407; and the other of the source and drain terminals of the transistor 404 is connected to a wiring 413.

A gate electrode of the transistor 415 is connected to a wiring 408; one of a source and drain terminals of the transistor 415 is connected to the gate electrode of the transistor 420; and the other of the source and drain terminals of the transistor 415 is connected to a wiring 405. A gate electrode of the transistor 416 is connected to a wiring 409; one of a source and drain terminals of the transistor 416 is connected to their respective gate electrodes of the transistors 402, 403, and 404; and the other of the source and drain terminals of the transistor 416 is connected to the wiring 405. A gate electrode of the transistor 417 is connected to a wiring 410; one of a source and drain terminals of the transistor 417 is connected to their respective gate electrodes of the transistors 402, 403, and 404; and the other of the source and drain terminals of the transistor 417 is connected to the wiring 405. A gate electrode of the transistor 418 is connected to the wiring 408; one of a source and drain terminals of the transistor 418 is connected to the wiring 406; and the other of the source and drain terminals of the transistor 418 is connected to their respective gate electrodes of the transistors 402, 403, and 404. A gate electrode of the transistor 419 is connected to the gate electrode of the transistor 420; one of a source and drain terminals of the transistor 419 is connected to the wiring 414; and the other of the source and drain terminals of the transistor 419 is connected to a wiring 411. One of a source and drain terminals of the transistor 420 is connected to the wiring 413; and the other of the source and drain terminals of the transistor 420 is connected to a wiring 412.

In the case where the transistors 402 to 404 and the transistors 415 to 420 are n-channel transistors, specifically, the potential VDD is applied to the wiring 405, the potential VSS is applied to the wiring 406, and the potential VEE is applied to the wiring 407. Respective potentials of appropriate signals such as clock signals are applied to the wirings 408 to 412. The potential GOUT and the potential SROUT are output from the wiring 413 and the wiring 414, respectively.

In one embodiment of the present invention, at least one of their respective gate electrodes of the transistors 403 and 404 which correspond to transistors on the output side is electrically connected to the gate electrode of the transistor 402 by a conductive film which is provided in a layer different from these gate electrodes. This structure enables the area of each conductive film which functions as the gate electrode to be smaller than that in the case where all of their respective gate electrodes of the transistors 403, 404, and 402 are formed of one conductive film. Accordingly, electrostatic destruction attributed to an antenna effect of the conductive film which functions as a gate electrode can be less likely to occur. Accordingly, reduction in the yield attributed to electrostatic destruction can be less likely to occur in a semiconductor device using the above-described pulse generator 400 for a shift register or the like according to one embodiment of the present invention.

In one embodiment of the present invention, the gate electrode of the transistor 420 which corresponds to a transistor on the output side may be electrically connected to the gate electrode of the transistor 419 which corresponds to a transistor on the output side by a conductive film which is provided in a layer different from these gate electrodes. This structure enables reduction in the yield attributed to electrostatic destruction to be less likely to occur in a semiconductor device using the above-described pulse generator 400 for a shift register or the like according to one embodiment of the present invention.

Although the one of the source and drain terminals of the transistor 404 on the output side is connected to the wiring 407 in FIG. 8A, embodiments of the present invention are not limited thereto. The one of the source and drain terminals of the transistor 404 on the output side may be connected to the wiring 406. However, the connection of the one of the source and drain terminals of the transistor 404 on the output side not to the wiring 406 but to the wiring 407 as shown in FIG. 8A enables the transistor 404 to be surely turned off even in the case where the transistor 404 is a normally-on transistor.

A pulse generator 430 illustrated in FIG. 8B includes transistors 432 to 434 and transistors 446 to 452. A shift register can be constituted by connecting the plurality of pulse generators 430 in series.

A gate electrode of the transistor 432 is connected to respective gate electrodes of the transistors 433 and 434; one of a source and drain terminals of the transistor 432 is connected to a wiring 436; and the other of the source and drain terminals of the transistor 432 is connected to respective gate electrodes of the transistors 451 and 452. One of a source and drain terminals of the transistor 433 is connected to the wiring 436; and the other of the source and drain terminals of the transistor 433 is connected to a wiring 445. One of a source and drain terminals of the transistor 434 is connected to a wiring 437; and the other of the source and drain terminals of the transistor 434 is connected to a wiring 444.

A gate electrode of the transistor 446 is connected to a wiring 438; one of a source and drain terminals of the transistor 446 is connected to their respective gate electrodes of the transistors 451 and 452; and the other of the source and drain terminals of the transistor 446 is connected to a wiring 435. A gate electrode of the transistor 447 is connected to a wiring 439; one of a source and drain terminals of the transistor 447 is connected to their respective gate electrodes of the transistors 432, 433, and 434; and the other of the source and drain terminals of the transistor 447 is connected to the wiring 435. A gate electrode of the transistor 448 is connected to a wiring 440; one of a source and drain terminals of the transistor 448 is connected to their respective gate electrodes of the transistors 432, 433, and 434; and the other of the source and drain terminals of the transistor 448 is connected to the wiring 435. A gate electrode of the transistor 449 is connected to the wiring 438; one of a source and drain terminals of the transistor 449 is connected to the wiring 436; and the other of the source and drain terminals of the transistor 449 is connected to their respective gate electrodes of the transistors 432, 433, and 434. A gate electrode of the transistor 450 is connected to a wiring 441; one of a source and drain terminals of the transistor 450 is connected to their respective gate electrodes of the transistors 432, 433, and 434; and the other of the source and drain terminals of the transistor 450 is connected to the wiring 435. One of a source and drain terminals of the transistor 451 is connected to the wiring 445; and the other of the source and drain terminals of the transistor 451 is connected to a wiring 442. One of a source and drain terminals of the transistor 452 is connected to the wiring 444; and the other of the source and drain terminals of the transistor 452 is connected to a wiring 443.

In the case where the transistors 432 to 434 and the transistors 446 to 452 are n-channel transistors, specifically, the potential VDD is applied to the wiring 435, the potential VSS is applied to the wiring 436, and the potential VEE is applied to the wiring 437. Respective potentials of appropriate signals such as clock signals are applied to the wirings 438 to 443. The potential GOUT and the potential SROUT are output from the wiring 444 and the wiring 445, respectively.

In one embodiment of the present invention, at least one of their respective gate electrodes of the transistors 433 and 434 which correspond to transistors on the output side is electrically connected to the gate electrode of the transistor 432 by a conductive film which is provided in a layer different from these gate electrodes. This structure enables the area of each conductive film which functions as the gate electrode to be smaller than that in the case where all of their respective gate electrodes of the transistors 433, 434, and 432 are formed of one conductive film. Accordingly, electrostatic destruction attributed to an antenna effect of the conductive film which functions as a gate electrode can be less likely to occur. Accordingly, reduction in the yield attributed to electrostatic destruction can be less likely to occur in a semiconductor device using the above-described pulse generator 430 for a shift register or the like according to one embodiment of the present invention.

In one embodiment of the present invention, the gate electrode of the transistor 452 which corresponds to a transistor on the output side may be electrically connected to the gate electrode of the transistor 451 which corresponds to a transistor on the output side by a conductive film which is provided in a layer different from these gate electrodes. This structure enables reduction in the yield attributed to electrostatic destruction to be less likely to occur in a semiconductor device using the above-described pulse generator 430 for a shift register or the like according to one embodiment of the present invention.

Although the one of the source and drain terminals of the transistor 434 on the output side is connected to the wiring 437 in FIG. 8B, embodiments of the present invention are not limited thereto. The one of the source and drain terminals of the transistor 434 on the output side may be connected to the wiring 436. However, the connection of the one of the source and drain terminals of the transistor 434 on the output side not to the wiring 436 but to the wiring 437 as shown in FIG. 8B enables the transistor 434 to be surely turned off even in the case where the transistor 434 is a normally-on transistor.

A pulse generator 460 illustrated in FIG. 9A includes transistors 462 to 464 and transistors 476 to 482. A shift register can be constituted by connecting the plurality of pulse generators 460 in series.

A gate electrode of the transistor 462 is connected to respective gate electrodes of the transistors 463 and 464; one of a source and drain terminals of the transistor 462 is connected to a wiring 466; and the other of the source and drain terminals of the transistor 462 is connected to one of a source and drain terminals of the transistor 477. One of a source and drain terminals of the transistor 463 is connected to the wiring 466; and the other of the source and drain terminals of the transistor 463 is connected to a wiring 475. One of a source and drain terminals of the transistor 464 is connected to a wiring 467; and the other of the source and drain terminals of the transistor 464 is connected to a wiring 474.

A gate electrode of the transistor 476 is connected to a wiring 468; one of a source and drain terminals of the transistor 476 is connected to the one of the source and drain terminals of the transistor 477; and the other of the source and drain terminals of the transistor 476 is connected to a wiring 465. A gate electrode of the transistor 477 is connected to the wiring 465; and the other of the source and drain terminals of the transistor 477 is connected to respective gate electrodes of the transistors 481 and 482. A gate electrode of the transistor 478 is connected to a wiring 469; one of a source and drain terminals of the transistor 478 is connected to their respective gate electrodes of the transistors 462, 463, and 464; and the other of the source and drain terminals of the transistor 478 is connected to the wiring 465. A gate electrode of the transistor 479 is connected to the wiring 468; one of a source and drain terminals of the transistor 479 is connected to the wiring 466; and the other of the source and drain terminals of the transistor 479 is connected to their respective gate electrodes of the transistors 462, 463, and 464. A gate electrode of the transistor 480 is connected to a wiring 470; one of a source and drain terminals of the transistor 480 is connected to their respective gate electrodes of the transistors 462, 463, and 464; and the other of the source and drain terminals of the transistor 480 is connected to the wiring 465. One of a source and drain terminals of the transistor 481 is connected to the wiring 475; and the other of the source and drain terminals of the transistor 481 is connected to a wiring 471. One of a source and drain terminals of the transistor 482 is connected to the wiring 474; and the other of the source and drain terminals of the transistor 482 is connected to a wiring 472.

In the case where the transistors 462 to 464 and the transistors 476 to 482 are n-channel transistors, specifically, the potential VDD is applied to the wiring 465, the potential VSS is applied to the wiring 466, and the potential VEE is applied to the wiring 467. Respective potentials of appropriate signals such as clock signals are applied to the wirings 468 to 472. The potential GOUT and the potential SROUT are output from the wiring 474 and the wiring 475, respectively.

In one embodiment of the present invention, at least one of their respective gate electrodes of the transistors 463 and 464 which correspond to transistors on the output side is electrically connected to the gate electrode of the transistor 462 by a conductive film which is provided in a layer different from these gate electrodes. This structure enables the area of each conductive film which functions as the gate electrode to be smaller than that in the case where all of their respective gate electrodes of the transistors 463, 464, and 462 are formed of one conductive film. Accordingly, electrostatic destruction attributed to an antenna effect of the conductive film which functions as a gate electrode can be less likely to occur. Accordingly, reduction in the yield attributed to electrostatic destruction can be less likely to occur in a semiconductor device using the above-described pulse generator 460 for a shift register or the like according to one embodiment of the present invention.

In one embodiment of the present invention, the gate electrode of the transistor 482 which corresponds to a transistor on the output side may be electrically connected to the gate electrode of the transistor 481 which corresponds to a transistor on the output side by a conductive film which is provided in a layer different from these gate electrodes. This structure enables reduction in the yield attributed to electrostatic destruction to be less likely to occur in a semiconductor device using the above-described pulse generator 460 for a shift register or the like according to one embodiment of the present invention.

Although the one of the source and drain terminals of the transistor 464 on the output side is connected to the wiring 467 in FIG. 9A, embodiments of the present invention are not limited thereto. The one of the source and drain terminals of the transistor 464 on the output side may be connected to the wiring 466. However, the connection of the one of the source and drain terminals of the transistor 464 on the output side not to the wiring 466 but to the wiring 467 as shown in FIG. 9A enables the transistor 464 to be surely turned off even in the case where the transistor 464 is a normally-on transistor.

A pulse generator 500 illustrated in FIG. 9B includes transistors 502 to 504 and transistors 516 to 523. A shift register can be constituted by connecting the plurality of pulse generators 500 in series.

A gate electrode of the transistor 502 is connected to respective gate electrodes of the transistors 503 and 504; one of a source and drain terminals of the transistor 502 is connected to a wiring 506; and the other of the source and drain terminals of the transistor 502 is connected to one of a source and drain terminals of the transistor 517. One of a source and drain terminals of the transistor 503 is connected to the wiring 506; and the other of the source and drain terminals of the transistor 503 is connected to a wiring 515. One of a source and drain terminals of the transistor 504 is connected to a wiring 507; and the other of the source and drain terminals of the transistor 504 is connected to a wiring 514.

A gate electrode of the transistor 516 is connected to a wiring 508; one of a source and drain terminals of the transistor 516 is connected to the one of the source and drain terminals of the transistor 517; and the other of the source and drain terminals of the transistor 516 is connected to a wiring 505. A gate electrode of the transistor 517 is connected to the wiring 505; the other of the source and drain terminals of the transistor 517 is connected to a gate electrode of the transistor 521. A gate electrode of the transistor 518 is connected to a wiring 509; one of a source and drain terminals of the transistor 518 is connected to their respective gate electrodes of the transistors 502, 503, and 504; and the other of the source and drain terminals of the transistor 518 is connected to the wiring 505. A gate electrode of the transistor 519 is connected to a wiring 508; one of a source and drain terminals of the transistor 519 is connected to the wiring 506; and the other of the source and drain terminals of the transistor 519 is connected to their respective gate electrodes of the transistors 502, 503, and 504. A gate electrode of the transistor 520 is connected to a wiring 510; one of a source and drain terminals of the transistor 520 is connected to their respective gate electrodes of the transistors 502, 503, and 504; and the other of the source and drain terminals of the transistor 520 is connected to the wiring 505. One of a source and drain terminals of the transistor 521 is connected to the wiring 515; and the other of the source and drain terminals of the transistor 521 is connected to a wiring 511. A gate electrode of the transistor 522 is connected to the wiring 505; one of a source and drain terminals of the transistor 522 is connected to the gate electrode of the transistor 521; and the other of the source and drain terminals of the transistor 522 is connected to a gate electrode of the transistor 523. One of a source and drain terminals of the transistor 523 is connected to the wiring 514; and the other of the source and drain terminals of the transistor 523 is connected to a wiring 512.

In the case where the transistors 502 to 504 and the transistors 516 to 523 are n-channel transistors, specifically, the potential VDD is applied to the wiring 505, the potential VSS is applied to the wiring 506, and the potential VEE is applied to the wiring 507. Respective potentials of appropriate signals such as clock signals are applied to the wirings 508 to 512. The potential GOUT and the potential SROUT are output from the wiring 514 and the wiring 515, respectively.

In one embodiment of the present invention, at least one of their respective gate electrodes of the transistors 503 and 504 which correspond to transistors on the output side is electrically connected to the gate electrode of the transistor 502 by a conductive film which is provided in a layer different from these gate electrodes. This structure enables the area of each conductive film which functions as the gate electrode to be smaller than that in the case where all of their respective gate electrodes of the transistors 503, 504, and 502 are formed of one conductive film. Accordingly, electrostatic destruction attributed to an antenna effect of the conductive film which functions as a gate electrode can be less likely to occur. Accordingly, reduction in the yield attributed to electrostatic destruction can be less likely to occur in a semiconductor device using the above-described pulse generator 500 for a shift register or the like according to one embodiment of the present invention.

Although the one of the source and drain terminals of the transistor 504 on the output side is connected to the wiring 507 in FIG. 9B, embodiments of the present invention are not limited thereto. The one of the source and drain terminals of the transistor 504 on the output side may be connected to the wiring 506. However, the connection of the one of the source and drain terminals of the transistor 504 on the output side not to the wiring 506 but to the wiring 507 as shown in FIG. 9B enables the transistor 504 to be surely turned off even in the case where the transistor 504 is a normally-on transistor.

A pulse generator 530 illustrated in FIG. 10 includes transistors 532 to 534 and transistors 546 to 553. A shift register can be constituted by connecting the plurality of pulse generators 530 in series.

A gate electrode of the transistor 532 is connected to respective gate electrodes of the transistors 533 and 534; one of a source and drain terminals of the transistor 532 is connected to a wiring 536; and the other of the source and drain terminals of the transistor 532 is connected to one of a source and drain terminals of the transistor 552. One of a source and drain terminals of the transistor 533 is connected to the wiring 536; and the other of the source and drain terminals of the transistor 533 is connected to a wiring 545. One of a source and drain terminals of the transistor 534 is connected to a wiring 537; and the other of the source and drain terminals of the transistor 534 is connected to a wiring 544.

A gate electrode of the transistor 546 is connected to a wiring 538; one of a source and drain terminals of the transistor 546 is connected to the one of the source and drain terminals of the transistor 532; and the other of the source and drain terminals of the transistor 546 is connected to a wiring 535. A gate electrode of the transistor 547 is connected to a wiring 539; one of a source and drain terminals of the transistor 547 is connected to respective gate electrodes of the transistors 532, 533, and 534; and the other of the source and drain terminals of the transistor 547 is connected to the wiring 535. A gate electrode of the transistor 548 is connected to a wiring 540; one of a source and drain terminals of the transistor 548 is connected to their respective gate electrodes of the transistors 532, 533, and 534; and the other of the source and drain terminals of the transistor 548 is connected to the wiring 535. A gate electrode of the transistor 549 is connected to the wiring 538; one of a source and drain terminals of the transistor 549 is connected to the wiring 536; and the other of the source and drain terminals of the transistor 549 is connected to their respective gate electrodes of the transistors 532, 533, and 534. A gate electrode of the transistor 550 is connected to the wiring 535; one of a source and drain terminals of the transistor 550 is connected to one of a source and drain terminals of the transistor 552; and the other of the source and drain terminals of the transistor 550 is connected to a gate electrode of the transistor 551. One of a source and drain terminals of the transistor 551 is connected to the wiring 545; and the other of the source and drain terminals of the transistor 551 is connected to a wiring 541. A gate electrode of the transistor 552 is connected to the wiring 535; and the other of the source and drain terminals of the transistor 552 is connected to a gate electrode of the transistor 553. One of a source and drain terminals of the transistor 553 is connected to the wiring 544; and the other of the source and drain terminals of the transistor 553 is connected to a wiring 542.

In the case where the transistors 532 to 534 and the transistors 546 to 553 are n-channel transistors, specifically, the potential VDD is applied to the wiring 535, the potential VSS is applied to the wiring 536, and the potential VEE is applied to the wiring 537. Respective potentials of appropriate signals such as clock signals are applied to the wirings 538 to 542. The potential GOUT and the potential SROUT are output from the wiring 544 and the wiring 545, respectively.

In one embodiment of the present invention, at least one of their respective gate electrodes of the transistors 533 and 534 which correspond to transistors on the output side is electrically connected to the gate electrode of the transistor 532 by a conductive film which is provided in a layer different from these gate electrodes. This structure enables the area of each conductive film which functions as the gate electrode to be smaller than that in the case where all of their respective gate electrodes of the transistors 533, 534, and 532 are formed of one conductive film. Accordingly, electrostatic destruction attributed to an antenna effect of the conductive film which functions as a gate electrode can be less likely to occur. Accordingly, reduction in the yield attributed to electrostatic destruction can be less likely to occur in a semiconductor device using the above-described pulse generator 530 for a shift register or the like according to one embodiment of the present invention.

Although the one of the source and drain terminals of the transistor 534 on the output side is connected to the wiring 537 in FIG. 10, embodiments of the present invention are not limited thereto. The one of the source and drain terminals of the transistor 534 on the output side may be connected to the wiring 536. However, the connection of the one of the source and drain terminals of the transistor 534 on the output side not to the wiring 536 but to the wiring 537 as shown in FIG. 10 enables the transistor 534 to be surely turned off even in the case where the transistor 534 is a normally-on transistor.

This embodiment can be implemented combining with another embodiment as appropriate.

Embodiment 4

Cross-sectional structures of a pixel and a driver circuit in a semiconductor display device according to one embodiment of the present invention are described with reference to FIG. 11 by using an OLED light-emitting device as an example. As one example, cross-sectional views of a pixel 840 and a driver circuit 841 are illustrated in FIG. 11.

In FIG. 11, the pixel 840 includes a light-emitting element 832 and a transistor 831 for controlling supply of current to the light-emitting element 832. The pixel 840 may include a variety of semiconductor elements such as a transistor for controlling input of an image signal to the pixel 840 and a capacitor for holding the potential of an image signal, in addition to the light-emitting element 832 and the transistor 831.

Further, in FIG. 11, the driver circuit 841 includes a transistor 830. Specifically, the transistor 830 corresponds to a transistor on an output side in a shift register which is part of the driver circuit 841. The driver circuit 841 may include a variety of semiconductor elements such as a transistor and a capacitor, in addition to the transistor 830.

The transistor 831 includes, over a substrate 800 having an insulating surface, a conductive film 816 functioning as a gate electrode, a gate insulating film 802 over the conductive film 816, a semiconductor film 817 provided over the gate insulating film 802 to overlap with the conductive film 816, and conductive films 815 and 818 which are provided over the semiconductor film 817 and function as a source terminal and a drain terminal. The conductive film 816 also functions as a scan line.

The transistor 830 includes, over the substrate 800 having an insulating surface, a conductive film 812 functioning as a gate electrode, the gate insulating film 802 over the conductive film 812, a semiconductor film 813 provided over the gate insulating film 802 to overlap with the conductive film 812, and conductive films 814 and 819 which are provided over the semiconductor film 813 and function as a source terminal and a drain terminal.

Further, a conductive film 850 provided over the substrate 800 having an insulating surface functions as a gate electrode of a transistor which is different from the transistor 830. The conductive films 812 and 850 are connected to a conductive film 851 formed over the gate insulating film 802, in respective openings formed in the gate insulating film 802.

In addition, insulating films 820 and 821 are sequentially stacked over the conductive films 814, 815, 818, 819, and 851. Over the insulating film 821, conductive films 852 and 853 are provided. In respective openings formed in the insulating films 820 and 821, the conductive film 852 is connected to the conductive film 851, and the conductive film 853 is connected to the conductive film 818.

Further, an insulating film 854 is provided over the conductive films 852 and 853. A conductive film 822 functioning as an anode is provided over the insulating film 854. The conductive film 822 is connected to the conductive film 853 in an opening formed in the insulating film 854.

An insulating film 824 having an opening to which part of the conductive film 822 is exposed is provided over the insulating film 854. An EL layer 825 and a conductive film 826 functioning as a cathode are sequentially stacked over the part of the conductive film 822 and the insulating film 854. A region where the conductive film 822, the EL layer 825, and the conductive film 826 overlap with each other corresponds to the light-emitting element 832.

In one embodiment of the present invention, the transistor 830, 831 may use a semiconductor film using an amorphous, microcrystalline, polycrystalline, or single crystal semiconductor of silicon, germanium, or the like, or a semiconductor film using a wide bandgap semiconductor such as an oxide semiconductor.

In the case where the semiconductor film of the transistor 830, 831 uses an amorphous, microcrystalline, polycrystalline, or single crystal semiconductor of silicon, germanium, or the like, an impurity element imparting one conductivity type is added to the semiconductor film, whereby impurity regions functioning as a source region and a drain region are formed. For example, an impurity region having n-type conductivity can be formed by adding phosphorus or arsenic to the semiconductor film. Further, for example, an impurity region having p-type conductivity can be formed by adding boron to the semiconductor film.

In the case where the semiconductor film of the transistor 830, 831 uses an oxide semiconductor, a dopant may be added to the semiconductor film, whereby impurity regions functioning as a source region and a drain region may be formed. The dopant can be added by an ion implantation method. Examples of the dopant are a rare gas such as helium, argon, and xenon; and a Group 15 element such as nitrogen, phosphorus, arsenic, and antimony. For example, in the case where nitrogen is used as the dopant, the concentration of nitrogen atoms in the impurity region is preferably greater than or equal to 5×10¹⁹ /cm³ and less than or equal to 1×10²² /cm³.

As a silicon semiconductor, any of the following can be used, for example: amorphous silicon formed by a sputtering method or a vapor phase growth method such as a plasma-enhanced CVD method, polycrystalline silicon crystallized by subjecting amorphous silicon to a process such as laser annealing, and single crystal silicon obtained in such a manner that a surface portion of a single crystal silicon wafer is separated by implantation of hydrogen ions or the like into the wafer.

As for an oxide semiconductor, it is preferable that at least indium (In) or zinc (Zn) be contained. In particular, In and Zn are preferably contained. The oxide semiconductor preferably contains, in addition to In and Zn, gallium (Ga) as a stabilizer that reduces variations in electrical characteristics among transistors using the above-described oxide. Tin (Sn) is preferably contained as a stabilizer. Hafnium (Hf) is preferably contained as a stabilizer. Aluminum (Al) is preferably contained as a stabilizer.

As another stabilizer, one or more kinds of lanthanoid selected from lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), samarium (Sm), europium (Eu), gadolinium (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), ytterbium (Yb), and lutetium (Lu) may be contained.

As the oxide semiconductor, for example, the following can be used: an indium oxide, a tin oxide, a zinc oxide, a two-component metal oxide such as an In—Zn-based oxide, a Sn—Zn-based oxide, an Al—Zn-based oxide, a Zn—Mg-based oxide, a Sn—Mg-based oxide, an In—Mg-based oxide, or an In—Ga-based oxide, a three-component metal oxide such as an In—Ga—Zn-based oxide (also referred to as IGZO), an In—Al—Zn-based oxide, an In—Sn—Zn-based oxide, a Sn—Ga—Zn-based oxide, an Al—Ga—Zn-based oxide, a Sn—Al—Zn-based oxide, an In—Hf—Zn-based oxide, an In—La—Zn-based oxide, an In—Ce—Zn-based oxide, an In—Pr—Zn-based oxide, an In—Nd—Zn-based oxide, an In—Sm—Zn-based oxide, an In—Eu—Zn-based oxide, an In—Gd—Zn-based oxide, an In—Tb—Zn-based oxide, an In—Dy—Zn-based oxide, an In—Ho—Zn-based oxide, an In—Er—Zn-based oxide, an In—Tm—Zn-based oxide, an In—Yb—Zn-based oxide, or an In—Lu—Zn-based oxide, or a four-component metal oxide such as an In—Sn—Ga—Zn-based oxide, an In—Hf—Ga—Zn-based oxide, an In—Al—Ga—Zn-based oxide, an In—Sn—Al—Zn-based oxide, an In—Sn—Hf—Zn-based oxide, or an In—Hf—Al—Zn-based oxide. The oxide semiconductor may include silicon.

For example, the “In—Ga—Zn-based oxide” means an oxide containing In, Ga, and Zn and there is no particular limitation on the ratio of In, Ga, and Zn. In addition, the In—Ga—Zn-based oxide may further contain a metal element other than In, Ga, and Zn. In addition, the In—Ga—Zn-based oxide, whose resistance at no electric field is sufficiently high and thus enables the off-state current to be sufficiently small and whose mobility is high, is suitable for a semiconductor material for a semiconductor device.

For example, an In—Ga—Zn-based oxide with an atomic ratio of In:Ga:Zn=1:1:1 (=1/3:1/3:1/3) or In:Ga:Zn=2:2:1 (=2/5:2/5:1/5), or an oxide with an atomic ratio close to any of the above atomic ratios can be used. Alternatively, an In—Sn—Zn-based oxide with an atomic ratio of In:Sn:Zn=1:1:1 (=1/3:1/3:1/3), In:Sn:Zn=2:1:3 (=1/3:1/6:1/2), In:Sn:Zn=2:1:5 (=1/4:1/8:5/8), or an oxide with an atomic ratio close to any of the above atomic ratios can be used.

For example, a high mobility can be obtained relatively easily in the case of using an In—Sn—Zn-based oxide. However, the mobility can be increased by reducing the defect density in the bulk also in the case of using an In—Ga—Zn-based oxide.

Further, a highly purified oxide semiconductor obtained by reducing impurities such as moisture and hydrogen which serve as an electron donor and by reducing oxygen vacancies is intrinsic (i-type) or substantially i-type. Therefore, a transistor using such an oxide semiconductor has a feature of very small off-state current. Furthermore, the band gap of the oxide semiconductor is 2 eV or more, preferably 2.5 eV or more, more preferably 3 eV or more. Accordingly, an oxide semiconductor film which is highly purified by sufficient reduction in the concentration of impurities such as moisture and hydrogen and reduction of oxygen vacancies enables the off-state current of a transistor to be small.

Specifically, less off-state current of a transistor in which a highly purified oxide semiconductor is used for a semiconductor film can be proved with various experiments. For example, even with an element size with a channel width of 1×10⁶ μm and a channel length of 10 μm, properties of an off-state current of less than or equal to the measurement limit of a semiconductor parameter analyzer, that is, less than or equal to 1×10⁻¹³ A at a voltage (drain voltage) between a source terminal and a drain terminal in the range from 1 V to 10 V can be obtained. In that case, it can be found that the off-state current corresponding to a value obtained by dividing the off-state current by the channel width of the transistor is 100 zA/μm or less. In addition, the off-state current was measured using a circuit in which a capacitor and a transistor are connected to each other and charge which flows into or from the capacitor is controlled by the transistor. In the measurement, a highly purified oxide semiconductor film was used for a channel formation region of the transistor, and the off-state current of the transistor was measured from a change in the amount of charge of the capacitor per unit time. As a result, it was found that a lower off-state current of several tens of yoctoamperes per micrometer (yA/μm) is obtained at a drain voltage of 3 V. Thus, a transistor whose channel formation region is formed in a highly purified oxide semiconductor film has much smaller off-state current than a transistor using crystalline silicon.

Unless otherwise specified, in the case of an n-channel transistor, the “off-state current” in this specification is a current which flows between the source terminal and the drain terminal at a potential of the gate electrode of 0 or less relative to the potential of the source terminal in the state where the potential of the drain terminal is greater than that either of the source terminal or the gate electrode. Further, in the case of a p-channel transistor, the “off-state current” in this specification is a current which flows between the source terminal and the drain terminal at a potential of the gate electrode of 0 or more relative to the potential of the source terminal in the state where the potential of the drain terminal is less than that either of the source terminal or the gate electrode.

For example, the oxide semiconductor film can be formed by a sputtering method using a target including indium (In), gallium (Ga), and zinc (Zn). In the case of forming an In—Ga—Zn-based oxide semiconductor film by a sputtering method, it is preferable to use a target of an In—Ga—Zn-based oxide having an atomic ratio of In:Ga:Zn=1:1:1, 4:2:3, 3:1:2, 1:1:2, 2:1:3, or 3:1:4. A polycrystal or a c-axis aligned crystal (CAAC) is more likely to be formed by forming an oxide semiconductor film with use of a target of an In—Ga—Zn-based oxide having such an atomic ratio. Further, the relative density of the target including In, Ga, and Zn is greater than or equal to 90% and less than or equal to 100%, preferably greater than or equal to 95% and less than 100%. The target with such a high relative density enables a dense oxide semiconductor film to be formed.

In the case where an In—Zn-based oxide is used as an oxide semiconductor, a target therefor has an atomic ratio of In:Zn=50:1 to 1:2 (In₂O₃:ZnO=25:1 to 1:4 in a molar ratio), preferably In:Zn=20:1 to 1:1 (In₂O₃:ZnO=10:1 to 1:2 in a molar ratio), more preferably In:Zn=15:1 to 1.5:1 (In₂O₃:ZnO=15:2 to 3:4 in a molar ratio). For example, in a target used for formation of an oxide semiconductor film including an In—Zn-based oxide, the relation of Z>1.5X+Y is satisfied where the atomic ratio is In:Zn:O=X:Y:Z. The mobility can be improved by keeping the ratio of Zn within the above range.

The oxide semiconductor film is single crystal, polycrystalline (also referred to as a polycrystal), amorphous, or the like.

The oxide semiconductor film is preferably a CAAC-OS (c-axis aligned crystalline oxide semiconductor) film.

The CAAC-OS film is neither completely single crystal nor completely amorphous. The CAAC-OS film is an oxide semiconductor film with a crystal-amorphous mixed phase structure where crystal parts are included in an amorphous phase. In most cases, the size of the crystal part fits inside a cube whose one side is less than 100 nm. Further, from an observation image obtained with a transmission electron microscope (TEM), a boundary between the amorphous part and the crystal part in the CAAC-OS film is not clear. In addition, with the TEM, a grain boundary in the CAAC-OS film is not found. Thus, in the CAAC-OS film, reduction in electron mobility attributed to the grain boundary is suppressed.

In each of the crystal parts included in the CAAC-OS film, the c-axis is aligned in a direction parallel to a normal vector of a surface where the CAAC-OS film is formed or a normal vector of a surface of the CAAC-OS film, triangular or hexagonal atomic arrangement when seen from the direction perpendicular to the a-b plane is formed, and metal atoms are arranged in a layered manner or metal atoms and oxygen atoms are arranged in a layered manner when seen from the direction perpendicular to the c-axis. Among the crystal parts, both or either of the directions of the a-axis and the b-axis may be different. In this specification, being just “perpendicular” means being in a range from 85° to 95°. In addition, being just “parallel” means being in a range from −5° to 5°.

In the CAAC-OS film, distribution of crystal parts is not necessarily uniform. For example, in the formation process of the CAAC-OS film, in the case where crystal growth proceeds from a surface side of the oxide semiconductor film, the proportion of crystal parts in the vicinity of the surface of the oxide semiconductor film is, in some cases, higher than that in the vicinity of the surface where the oxide semiconductor film is formed. Further, when an impurity is added to the CAAC-OS film, the crystal part in a region to which the impurity is added becomes amorphous in some cases.

Since the c-axes of the crystal parts included in the CAAC-OS film are aligned in the direction parallel to a normal vector of a surface where the CAAC-OS film is formed or a normal vector of a surface of the CAAC-OS film, the directions of the c-axes may be different depending on the shape of the CAAC-OS film (the cross-sectional shape of the surface where the CAAC-OS film is formed or the cross-sectional shape of the surface of the CAAC-OS film). Note that the direction of c-axis of the crystal part is the direction parallel to a normal vector of the surface where the CAAC-OS film is formed or a normal vector of the surface of the CAAC-OS film. The crystal part is formed by film formation or by performing treatment for crystallization such as heat treatment after film formation.

With use of the CAAC-OS film in a transistor, change in electrical characteristics of the transistor attributed to irradiation with visible light or ultraviolet light can be reduced. Thus, the transistor has high reliability.

For example, the CAAC-OS film is formed by a sputtering method with a polycrystalline oxide semiconductor sputtering target. When ions collide with the sputtering target, a crystal region included in the sputtering target may be cleaved along the a-b plane, so that a flat-plate-like or pellet-like sputtered particle having a plane parallel to the a-b plane may be separated from the sputtering target. In that case, the flat-plate-like sputtered particle reaches a substrate while maintaining their crystal state, whereby the CAAC-OS film can be formed.

For the formation of the CAAC-OS film, the following conditions are preferably used.

By reducing the amount of impurities entering the CAAC-OS film during the formation, the crystal state can be prevented from being broken by the impurities. For example, the concentration of impurities (e.g., hydrogen, water, carbon dioxide, or nitrogen) which exist in the deposition chamber may be reduced. Furthermore, the concentration of impurities in a deposition gas may be reduced. Specifically, a deposition gas whose dew point is −80° C. or lower, preferably −100° C. or lower is used.

Further, by increasing the substrate heating temperature during the film formation, migration of a sputtered particle occurs after the sputtered particle reaches a substrate. Specifically, the substrate heating temperature during the film formation is higher than or equal to 100° C. and lower than or equal to 740° C., preferably higher than or equal to 200° C. and lower than or equal to 500° C. By increasing the substrate heating temperature during the film formation, when a flat-plate-like sputtered particle reaches the substrate, migration occurs on the substrate, so that a flat plane of the flat-plate-like sputtered particle is attached to the substrate.

Furthermore, it is preferable that the proportion of oxygen in the deposition gas be high and the power be optimized in order to reduce plasma damage at the film formation. The proportion of oxygen in the deposition gas is 30 vol % or higher, preferably 100 vol %.

As an example of the sputtering target, an In-Ga—Zn-O compound target is described below.

The In-Ga—Zn-O compound target, which is polycrystalline, is made by mixing InO_(X) powder, GaO_(Y) powder, and ZnO_(Z) powder in a predetermined molar ratio, applying pressure thereto, and performing heat treatment at a temperature higher than or equal to 1000° C. and lower than or equal to 1500° C. Note that X, Y, and Z are given positive numbers. Here, the predetermined molar ratio of InO_(X) powder to GaO_(Y) powder to ZnO_(Z) powder is, for example, 2:2:1, 8:4:3, 3:1:1, 1:1:1, 4:2:3, or 3:1:2. The kinds of powder and the molar ratio for mixing powder may be tailored to the sputtering target.

This embodiment can be implemented combining with another embodiment as appropriate.

Embodiment 5

In this embodiment, an example of a panel that corresponds to one embodiment of a semiconductor display device is described. A panel illustrated in FIG. 12 includes a substrate 700, and a pixel portion 701, a signal line driver circuit 702 a, a signal line driver circuit 702 b, a scan line driver circuit 703 a, and a scan line driver circuit 703 b over the substrate 700.

The pixel portion 701 includes a plurality of pixels. Each pixel includes a display element and one or more transistors for controlling an operation of the display element. The scan line driver circuit 703 a and the scan line driver circuit 703 b supply potentials to scan lines connected to pixels to select pixels in the pixel portion 701. The signal line driver circuits 702 a and 702 b control supplies of image signals to the pixels selected by the scan line driver circuits 703 a and 703 b.

Illustrated in FIG. 12 is a case where a potential is supplied to the scan line from both sides of the pixel portion 701 by the scan line driver circuits 703 a and 703 b. This structure enables a potential drop attributed to a wiring resistance of the scan line in the pixel portion 701 to be prevented even if the scan line is lengthened by an increase in the size of the pixel portion 701.

The signal line driver circuits 702 a and 702 b supply image signals to the pixels through signal lines. In FIG. 12, image signals are supplied to the pixels through odd-number-th signal lines by the signal line driver circuit 702 a, and through even-number-th signal lines by the signal line driver circuit 702 b.

In FIG. 12, a case where the scan line driver circuits 703 a and 703 b are, together with the pixel portion 701, formed over the substrate 700, and the signal line driver circuits 702 a and 702 b are each formed on a chip and then mounted on the substrate 700 by a tape automated bonding (TAB) method is described. Alternatively, the scan line driver circuits 703 a and 703 b each may be formed on a chip and then mounted on the substrate 700, and the signal line driver circuits 702 a and 702 b may be, together with the pixel portion 701, formed over the substrate 700. Further, the method of bonding the chip is not limited to the TAB method. The chip may be mounted on the substrate 700 by a flexible printed circuit (FPC) or the like, or instead may be mounted on the substrate 700 by a chip on film (COF) method.

Since the scan lines are connected to a plurality of pixels, the requisite current supply ability of each of the scan line driver circuits 703 a and 703 b is high. Therefore, each transistor positioned on an output side of a pulse output circuit included in the scan line driver circuits 703 a and 703 b needs to have a large size. In particular, in the case where the number of pixels in the pixel portion 701 is increased or the area of the pixel portion 701 is increased, the wiring resistance of the scan lines or the load connected to the scan lines increases, which makes it necessary to further increase the size of the above-described transistor to meet a higher current supply ability. Such an increase in the size of the above-described transistor accompanies an increase in the area of a conductive film functioning as gate electrodes of a plurality of transistors in the scan line driver circuit 703 a, 703 b, resulting in an increase in the probability of occurrence of electrostatic destruction of the above-described wiring attributed to an antenna effect. However, in one embodiment of the present invention, the plurality of gate electrodes are electrically connected to each other by a conductive film provided in a layer different from the gate electrodes; accordingly, the are of each conductive film functioning as a gate electrode can be suppressed to be small, so that electrostatic destruction attributed to an antenna effect can be less likely to occur even if the number of pixels in the pixel portion 701 is increased or the area of the pixel portion 701 is increased.

Although a case where the structure according to one embodiment of the present invention is applied to the scan line driver circuit 703 a, 703 b is described in this embodiment, the structure according to one embodiment of the present invention may also be applied to the signal line driver circuit 702 a, 702 b.

This embodiment can be implemented combining with another embodiment as appropriate.

Embodiment 6

A semiconductor device according to one embodiment of the present invention can be applied to display devices, personal computers, or image reproducing devices provided with recording media (typically devices which reproduce the content of recording media such as DVDs (digital versatile discs) and have displays for displaying the reproduced images). Other than the above, as examples of an electronic device which can use the semiconductor device according to one embodiment of the present invention, mobile phones, game machines including portable game machines, portable information terminals, e-book readers, cameras such as video cameras and digital still cameras, goggle-type displays (head mounted displays), navigation systems, audio reproducing devices (e.g., car audio systems and digital audio players), copiers, facsimiles, printers, multifunction printers, automated teller machines (ATM), vending machines, and the like can be given. FIGS. 13A to 13E illustrate specific examples of these electronic devices.

FIG. 13A illustrates a portable game machine including a housing 5001, a housing 5002, a display portion 5003, a display portion 5004, a microphone 5005, a speaker 5006, an operation key 5007, a stylus 5008, and the like. The semiconductor device according to one embodiment of the present invention can be applied to a driver circuit or the display portion(s) 5003 and/or 5004 of the portable game machine, enabling the portable game machine to be provided with a high yield. Although the portable game machine illustrated in FIG. 13A includes the two display portions 5003 and 5004, the number of display portions included in the portable game machine is not limited to two.

FIG. 13B illustrates a display device including a housing 5201, a display portion 5202, a support base 5203, and the like. The semiconductor device according to one embodiment of the present invention can be applied to a driver circuit or the display portion 5202 of the display device, enabling the display device to be provided with a high yield. The display device includes in its category, any display device for displaying information, such as display devices for personal computers, TV broadcast reception, and advertisement.

FIG. 13C illustrates a laptop personal computer including a bezel 5401, a display portion 5402, a keyboard 5403, a pointing device 5404, and the like. The semiconductor device according to one embodiment of the present invention can be applied to a driver circuit or the display portion 5402 of the laptop personal computer, enabling the laptop personal computer to be provided with a high yield.

FIG. 13D illustrates a portable information terminal including a first housing 5601, a second housing 5602, a first display portion 5603, a second display portion 5604, a joint 5605, an operation key 5606, and the like. The first display portion 5603 is provided for the first housing 5601, and the second display portion 5604 is provided for the second housing 5602. The first housing 5601 and the second housing 5602 are connected to each other with the joint 5605 such that an angle between the first housing 5601 and the second housing 5602 can be changed with the joint 5605. An image on the first display portion 5603 may be switched depending on the angle between the first housing 5601 and the second housing 5602 at the joint 5605. A semiconductor display device with a position input function may be used as at least one of the first display portion 5603 and the second display portion 5604. Such a position input function can be provided by providing a touch panel for the semiconductor display device. The position input function can also be provided by providing a photoelectric conversion element called a photosensor in a pixel portion of the semiconductor display device. The semiconductor device according to one embodiment of the present invention can be applied to a driver circuit or the first display portion 5603 and/or the second display portion 5604 of the portable information terminal, enabling the portable information terminal to be provided with a high yield.

FIG. 13E illustrates a mobile phone including a housing 5801, a display portion 5802, an audio input portion 5803, an audio output portion 5804, operation keys 5805, a light-receiving portion 5806, and the like. Light received in the light-receiving portion 5806 is converted into electrical signals, whereby external images can be loaded. The semiconductor device according to one embodiment of the present invention can be applied to a driver circuit or the display portion 5802 of the mobile phone, enabling the mobile phone to be provided with a high yield.

This embodiment can be implemented combining with another embodiment as appropriate.

This application is based on Japanese Patent Application serial no. 2011-222990 filed with Japan Patent Office on Oct. 7, 2011, the entire contents of which are hereby incorporated by reference. 

What is claimed is:
 1. A semiconductor device comprising: a first transistor; a second transistor; a third transistor; a fourth transistor; a fifth transistor; a sixth transistor; a seventh transistor; an eighth transistor; and a ninth transistor, wherein: the first transistor, the second transistor, the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, and the ninth transistor have a same conductivity type; one of a source and a drain of the first transistor is electrically connected to a first wiring; the other of the source and the drain of the first transistor is electrically connected to a second wiring; one of a source and a drain of the second transistor is electrically connected to the second wiring; the other of the source and the drain of the second transistor is electrically connected to a third wiring; one of a source and a drain of the third transistor is electrically connected to a fourth wiring; the other of the source and the drain of the third transistor is electrically connected to one of a source and a drain of the fourth transistor; the other of the source and the drain of the fourth transistor is electrically connected to a fifth wiring; one of a source and a drain of the fifth transistor is electrically connected to the fourth wiring; the other of the source and the drain of the fifth transistor is electrically connected to a gate of the first transistor; one of a source and a drain of the sixth transistor is electrically connected to the fourth wiring; the other of the source and the drain of the sixth transistor is electrically connected to one of a source and a drain of the seventh transistor; a gate of the sixth transistor is electrically connected to the gate of the first transistor; a gate of the seventh transistor is electrically connected to the other of the source and the drain of the third transistor; one of a source and a drain of the eighth transistor is electrically connected to the fourth wiring; the other of the source and the drain of the eighth transistor is electrically connected to one of a source and a drain of the ninth transistor; a gate of the eighth transistor is electrically connected to a gate of the first transistor, the other of the source and the drain of the ninth transistor is electrically connected to a sixth wiring; a first conductive layer is electrically connected to a third conductive layer through a second conductive layer; the first conductive layer is configured to be the gate of the first transistor; the third conductive layer is configured to be a gate of the third transistor; the second conductive layer comprises a region in contact with top of an insulating film configured to be a gate insulating film of the first transistor, and the second wiring is configured to transmit a signal being output from a circuit comprising the first transistor, the second transistor, the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, and the ninth transistor.
 2. The semiconductor device according to claim 1, wherein: the second conductive layer and a fourth conductive layer are provided in a same layer; and the fourth conductive layer is configured to be the one of the source and the drain of the first transistor.
 3. A semiconductor device comprising: a first transistor; a second transistor; a third transistor; a fourth transistor; a fifth transistor; a sixth transistor; a seventh transistor; an eighth transistor; and a ninth transistor, wherein: the first transistor, the second transistor, the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, and the ninth transistor have a same conductivity type; one of a source and a drain of the first transistor is electrically connected to a first wiring; the other of the source and the drain of the first transistor is electrically connected to a second wiring; one of a source and a drain of the second transistor is electrically connected to the second wiring; the other of the source and the drain of the second transistor is electrically connected to a third wiring; one of a source and a drain of the third transistor is electrically connected to a fourth wiring; the other of the source and the drain of the third transistor is electrically connected to one of a source and a drain of the fourth transistor; the other of the source and the drain of the fourth transistor is electrically connected to a fifth wiring; one of a source and a drain of the fifth transistor is electrically connected to the fourth wiring; the other of the source and the drain of the fifth transistor is electrically connected to a gate of the first transistor; one of a source and a drain of the sixth transistor is electrically connected to the fourth wiring; the other of the source and the drain of the sixth transistor is electrically connected to one of a source and a drain of the seventh transistor; a gate of the sixth transistor is electrically connected to the gate of the first transistor; a gate of the seventh transistor is electrically connected to the other of the source and the drain of the third transistor; one of a source and a drain of the eighth transistor is electrically connected to the fourth wiring; the other of the source and the drain of the eighth transistor is electrically connected to one of a source and a drain of the ninth transistor; a gate of the eighth transistor is electrically connected to a gate of the first transistor; the other of the source and the drain of the ninth transistor is electrically connected to a sixth wiring; a first conductive layer is electrically connected to a third conductive layer through a second conductive layer; the first conductive layer is configured to be the gate of the first transistor; the third conductive layer is configured to be a gate of the third transistor; the second conductive layer comprises a region in contact with top of an insulating film configured to be a gate insulating film of the first transistor; the second wiring is configured to transmit a signal being output from a circuit comprising the first transistor, the second transistor, the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, and the ninth transistor, and a ratio of a channel width of the first transistor to a channel length of the first transistor is larger than a ratio of a channel width of the first transistor to a channel length of the third transistor.
 4. The semiconductor device according to claim 3, wherein: the second conductive layer and a fourth conductive layer are provided in a same layer; and the fourth conductive layer is configured to be the one of the source and the drain of the first transistor.
 5. A semiconductor device comprising: a first transistor; a second transistor; a third transistor; a fourth transistor; a fifth transistor; a sixth transistor; a seventh transistor; an eighth transistor; and a ninth transistor, wherein: the first transistor, the second transistor, the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, and the ninth transistor have a same conductivity type; one of a source and a drain of the first transistor is electrically connected to a first wiring; the other of the source and the drain of the first transistor is electrically connected to a second wiring; one of a source and a drain of the second transistor is electrically connected to the second wiring; the other of the source and the drain of the second transistor is electrically connected to a third wiring; one of a source and a drain of the third transistor is electrically connected to a fourth wiring; the other of the source and the drain of the third transistor is electrically connected to one of a source and a drain of the fourth transistor; the other of the source and the drain of the fourth transistor is electrically connected to a fifth wiring; one of a source and a drain of the fifth transistor is electrically connected to the fourth wiring; the other of the source and the drain of the fifth transistor is electrically connected to a gate of the first transistor; one of a source and a drain of the sixth transistor is electrically connected to the fourth wiring; the other of the source and the drain of the sixth transistor is electrically connected to one of a source and a drain of the seventh transistor; a gate of the sixth transistor is electrically connected to the gate of the first transistor; a gate of the seventh transistor is electrically connected to the other of the source and the drain of the third transistor; one of a source and a drain of the eighth transistor is electrically connected to the fourth wiring; the other of the source and the drain of the eighth transistor is electrically connected to one of a source and a drain of the ninth transistor; a gate of the eighth transistor is electrically connected to a gate of the first transistor; the other of the source and the drain of the ninth transistor is electrically connected to a sixth wiring; a first conductive layer is electrically connected to a third conductive layer through a second conductive layer; the first conductive layer is configured to be the gate of the first transistor; the third conductive layer is configured to be a gate of the third transistor; the second conductive layer comprises a region in contact with top of an insulating film configured to be a gate insulating film of the first transistor; the second wiring is configured to transmit a signal being output from a circuit comprising the first transistor, the second transistor, the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, and the ninth transistor, and the first conductive layer is constantly electrically connected to the third conductive layer.
 6. The semiconductor device according to claim 5, wherein: the second conductive layer and a fourth conductive layer are provided in a same layer; and the fourth conductive layer is configured to be the one of the source and the drain of the first transistor. 